

# Microarchitectural Leakage Templates and Their Application to Cache-Based Side Channels

CCS 2022

Ahmad Ibrahim<sup>C</sup> Hamed Nemati<sup>S,C</sup> Till Schlüter<sup>C</sup> Nils Ole Tippenhauer<sup>C</sup> Christian Rossow<sup>C</sup>

November 10, 2022

## Previously...



**Security of  
proprietary CPUs**



**Discovering new side channels**



**Side-channel discovery tool** (such as Scam-V<sup>1</sup>)


Prior work

This paper


<sup>1</sup> Nemati et al., "Validation of Abstract Side-Channel Models for Computer Architectures".




<sup>1</sup> Nemati et al., "Validation of Abstract Side-Channel Models for Computer Architectures".



<sup>1</sup> Nemati et al., "Validation of Abstract Side-Channel Models for Computer Architectures".




<sup>1</sup> Nemati et al., "Validation of Abstract Side-Channel Models for Computer Architectures".



<sup>1</sup> Nemati et al., "Validation of Abstract Side-Channel Models for Computer Architectures".



## Generic Description of a Side Channel







## Generic Description of a Side Channel

$\mathcal{P}(A)$ : A **code** template



## Generic Description of a Side Channel

$\mathcal{P}(A)$ : A **code** template

$\mathcal{B}$ : Distinct **behaviors**

- e.g. timing:  $\mathcal{B} = \{\bullet \text{ fast}, \circ \text{ slow}\}$

## Generic Description of a Side Channel

$\mathcal{P}(A)$ : A **code** template

$\mathcal{B}$ : Distinct **behaviors**

- e.g. timing:  $\mathcal{B} = \{\bullet \text{ fast}, \circ \text{ slow}\}$

$\mathcal{R}(A, b)$ : **Relations** between inputs, leading to a certain behavior

- “*When inputs  $X$  and  $Y$  are in relation, then behavior  $\bullet$* ”

## Generic Description of a Side Channel

$\mathcal{P}(A)$ : A **code** template

$\mathcal{B}$ : Distinct **behaviors**

- e.g. timing:  $\mathcal{B} = \{\bullet \text{ fast}, \circ \text{ slow}\}$

$\mathcal{R}(A, b)$ : **Relations** between inputs, leading to a certain behavior

- “*When inputs  $X$  and  $Y$  are in relation, then behavior  $\bullet$ ”*”



**Leakage Template**

## Generic Description of a Side Channel

$\mathcal{P}(A)$ : A **code** template

$\mathcal{B}$ : Distinct **behaviors**

- e.g. timing:  $\mathcal{B} = \{\bullet \text{ fast}, \circ \text{ slow}\}$

$\mathcal{R}(A, b)$ : **Relations** between inputs, leading to a certain behavior

- “When inputs  $X$  and  $Y$  are in relation, then behavior  $\bullet$ ”



**Leakage Template**


Code  $\mathcal{P}(A)$

Behavior and Relations

```
ldr x0, [x1]
; ...
ldr x0, [x2]
```

$\mathcal{B}$	$\mathcal{R}(A, b)$
$(\bullet)$ fast	$\text{sameTag}(x_1, x_2) \wedge \text{sameSet}(x_1, x_2)$
$(\circ)$ slow	$\neg \text{sameTag}(x_1, x_2) \vee \neg \text{sameSet}(x_1, x_2)$

**Figure:** Leakage Template:  
Cache-Timing Side Channel





Code $\mathcal{P}(A)$	Behavior and Relations	
<code>ldr x0, [x1]</code>	$\mathcal{B}$	$\mathcal{R}(A, b)$
<code>; ...</code>	$(\bullet)$ fast	$\text{sameTag}(x_1, x_2) \wedge \text{sameSet}(x_1, x_2)$
<code>ldr x0, [x2]</code>	$(\circ)$ slow	$\neg \text{sameTag}(x_1, x_2) \vee \neg \text{sameSet}(x_1, x_2)$

Figure: Leakage  
 Template:  
 Cache-Timing  
 Side Channel



Code $\mathcal{P}(A)$	Behavior and Relations	
<code>ldr x0, [x1]</code>	$\mathcal{B}$	$\mathcal{R}(A, b)$
<code>; ...</code>	$(\bullet)$ fast	$\text{sameTag}(x_1, x_2) \wedge \text{sameSet}(x_1, x_2)$
<code>ldr x0, [x2]</code>	$(\circ)$ slow	$\neg \text{sameTag}(x_1, x_2) \vee \neg \text{sameSet}(x_1, x_2)$


Figure: Leakage  
 Template:  
 Cache-Timing  
 Side Channel





Code $\mathcal{P}(A)$	Behavior and Relations	
<code>ldr x0, [x1]</code>	$\mathcal{B}$	$\mathcal{R}(A, b)$
<code>; ...</code>	$(\bullet)$ fast	$\text{sameTag}(x_1, x_2) \wedge \text{sameSet}(x_1, x_2)$
<code>ldr x0, [x2]</code>	$(\circ)$ slow	$\neg \text{sameTag}(x_1, x_2) \vee \neg \text{sameSet}(x_1, x_2)$

Figure: Leakage  
 Template:  
 Cache-Timing  
 Side Channel



### Code $\mathcal{P}(A)$

```
ldr x0, [x1]
; ...
ldr x0, [x2]
```

### Behavior and Relations

$\mathcal{B}$	$\mathcal{R}(A, b)$
(●) fast	$\text{sameTag}(x_1, x_2) \wedge \text{sameSet}(x_1, x_2)$
(○) slow	$\neg \text{sameTag}(x_1, x_2) \vee \neg \text{sameSet}(x_1, x_2)$

Figure: Leakage Template: Cache-Timing Side Channel

**Memory address:**  $\dots 11101010010 \underbrace{\hspace{2em}}_{\text{tag}} \underbrace{0010010}_{\text{set index}} 010010$

### Testcases

<b>TC0</b>	$t_1, S_1$	$t_1, S_0$
<b>TC1</b>	$t_1, S_1$	$t_1, S_1$
...	...	...
<b>TC127</b>	$t_1, S_1$	$t_1, S_{127}$

x1: fixed tag and set      x2: fixed tag, iterate over all sets


Code $\mathcal{P}(A)$	Behavior and Relations	
<code>ldr x0, [x1]</code>	$\mathcal{B}$	$\mathcal{R}(A, b)$
<code>; ...</code>	(●) fast	$\text{sameTag}(x_1, x_2) \wedge \text{sameSet}(x_1, x_2)$
<code>ldr x0, [x2]</code>	(○) slow	$\neg \text{sameTag}(x_1, x_2) \vee \neg \text{sameSet}(x_1, x_2)$

Figure: Leakage Template: Cache-Timing Side Channel

**Memory address:**  $\dots 11101010010 \underbrace{\hspace{2em}}_{\text{tag}} \underbrace{0010010}_{\text{set index}} 010010$

Testcases		
<b>TC0</b>	$t_1, S_1$	$t_1, S_0$
<b>TC1</b>	$t_1, S_1$	$t_1, S_1$
...	...	...
<b>TC127</b>	$t_1, S_1$	$t_1, S_{127}$
	x1: fixed tag and set	x2: fixed tag, iterate over all sets

Classification			
(●) fast		(○) slow	
x1	x2	x1	x2
$t_1, S_1$	$t_1, S_1$	$t_1, S_1$	$t_1, S_0$
		$t_1, S_1$	$t_1, S_2$
		...	...
		$t_1, S_1$	$t_1, S_{127}$







**Side-  
Channel  
Instance**


PLUMBER Framework




**Leakage  
Template**



















<sup>1</sup> Nemati et al., "Validation of Abstract Side-Channel Models for Computer Architectures".

# Searching for Instances of a Leakage Template

## Recall:

$\mathcal{P}(A)$ : A **code** template

$\mathcal{B}$ : Distinct **behaviors**

$\mathcal{R}(A, b)$ : **Relations** between inputs, leading to a certain behavior



**Leakage Template**

# Searching for Instances of a Leakage Template

## 1. Static Analysis

Search for candidate code sections matching  $\mathcal{P}(A)$

### Recall:

$\mathcal{P}(A)$ : A **code** template

$\mathcal{B}$ : Distinct **behaviors**

$\mathcal{R}(A, b)$ : **Relations** between inputs, leading to a certain behavior



**Leakage Template**

# Searching for Instances of a Leakage Template

## 1. **Static Analysis**

Search for candidate code sections matching  $\mathcal{P}(A)$

## 2. **Dynamic Analysis**

For each candidate section:

Check whether different inputs fulfill relations for different behaviors

(= are distinguishable based on behavior)

### Recall:

$\mathcal{P}(A)$ : A **code** template

$\mathcal{B}$ : Distinct **behaviors**

$\mathcal{R}(A, b)$ : **Relations** between inputs, leading to a certain behavior



**Leakage Template**

CCS '22, November 7–11, 2022, Los Angeles, CA, USA.

Abasad Ibrahim, Hamed Nemati, Till Schlüter, Nils Ole Tippenhauer, and Christian Rossow

et al. [40]. Data-dependent loads from a lookup table may or may not trigger the prefetcher to load certain cache lines into the cache, depending on the resulting memory access pattern. Therefore, the cache state of potentially prefetched cache lines indicates the existence of relations between the accessed lookup table elements and, by extension, the processed data. Shin et al. exploit these relations to leak the scalar of a scalar point multiplication on an elliptic curve. In Elliptic Curve Diffie-Hellman (ECDH), a scalar represents the private key. The attack recovers the key incrementally. The same computation is applied to both the target scalar and a candidate scalar. By changing the candidate scalar such that the prefetching behavior assimilates, both scalars assimilate as well. Even though this vulnerability is no longer present in recent OpenSSL versions, we still consider it a reasonable case study to demonstrate that LTs can be used to identify real-world vulnerabilities in binaries.

**Approach: Combining Static and Dynamic Analysis.** Shin et al. [40] limit the scope of their search to a specific cryptographic operation. In contrast, our starting point is the whole OpenSSL binary. We combine static and dynamic binary analysis techniques to search it for instances of the prefetching LT (see Fig. 6.e.c). First, we scan the binary for code sections that match the code pattern  $\mathcal{P}(A)$  of the LT. This results in a list of candidate code sections that potentially contain a prefetching side-channel. Second, we need to check whether a candidate section satisfies different relations  $\mathcal{R}(A, b)$  for different input values. If this is the case, we expect the section to show input-dependent behavior, indicating a side channel. Not all relations can be resolved statically, especially if they refer to addresses in instruction operands. To overcome this, we dynamically analyze the target code to learn its concrete addresses.

**Table 5: Confusion matrix, comparing prefetching behavior classification based on relations with the actual behavior.**

		Relation-based classification		
		$P_0$	$P_1$	undecidable
Actual behavior	$P_0$	66	0	0
	$P_1$	0	6	28

prefetching behavior based on the relations  $\mathcal{R}(A, b)$  from the LT. Second, we use a Flush+Reload side channel to record a cache trace. This trace contains the cache state of the memory lines around `SQR_tb` after execution. It is captured for evaluation purposes and indicates the *actual* prefetching behavior of the CPU.

In order to show that the LT accurately represents the prefetching behavior, we recorded traces for 100 random input values to the library function. For each input value, we determined the expected prefetching behavior using the access trace<sup>2</sup> and compared it with the actual behavior using the corresponding cache trace.

**Evaluation.** Table 5 illustrates the classification performance. For all 66 cases where the load instructions satisfy the relations for  $P_0$ , the cache traces show that no prefetching occurred. In six cases, the relations for behavior  $P_1$  are satisfied. The three relevant load instructions load data from three consecutive cache lines and the number of instructions between the load instructions ( $n_1$  and  $n_2$ ) is within the specified bounds. In all six cases, the cache trace shows that prefetching of three additional cache lines occurred. In the remaining 28 cases, the relations for none of the behaviors from the LT are satisfied. The reason is that the distances  $n_1$  and  $n_2$  between the relevant load instructions are outside the parameter

## In the paper: Re-identifying a known vulnerability (*Shin et al.*<sup>1</sup>, CCS'18): Prefetching-based side channel in Elliptic Curve Diffie-Hellman (ECDH) code in OpenSSL 1.1.0g

<sup>1</sup>Shin et al., “Unveiling Hardware-Based Data Prefetcher, a Hidden Source of Information Leakage”.





# PLUMBER Use Cases and Limitations

## Additional Use Cases

- Facilitate reverse engineering of microarchitectural components
  - Examples in the paper: branch predictor, cache slice mapping



# PLUMBER Use Cases and Limitations

## Additional Use Cases

- Facilitate reverse engineering of microarchitectural components
  - Examples in the paper: branch predictor, cache slice mapping

## Limitations

- Focus on cache-based side channels
- Implemented for ARM architecture




## Leakage Template




- Code
- Behaviors
- Relations

### Leakage Template




- Code
- Behaviors
- Relations



## Leakage Template

- Code
- Behaviors
- Relations



## Case Studies


Code $\mathcal{P}(A)$	Behavior and Relations
	Let $d_1 = \text{set}(x_0 + x_2) - \text{set}(x_0 + x_1)$ , $d_2 = \text{set}(x_0 + x_3) - \text{set}(x_0 + x_2)$ , $a_{\text{max}} = x_0 + x_1$ , $a_{\text{max}} = x_0 + x_3$ , $N_1 = (n_1 < 3 \wedge n_2 < 3) \vee (n_1 = 5 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 5)$ , $N_2 = (n_1 = 3 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 5)$ , $N_3 = (n_1 = 4 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 4)$ in
<pre>ldr x8, [x0, x1] #n1 instructions ldr x8, [x0, x2] #n2 instructions ldr x8, [x0, x3]</pre>	$\mathcal{R}(A, b)$
$P_0$	$d_1 \neq d_2 \vee d_1 = 0 \vee  d_1  > a_{\text{max}} \vee \sim \text{samePage}(a_{\text{min}}, a_{\text{max}}) \vee \sim \text{samePage}(a_{\text{min}}, a_{\text{max}} + d_1)$
$P_1$	$(N_1 \vee N_2 \vee N_3) \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{max}} + 2d_1)$
$P_2$	$(N_1 \vee N_2 \vee N_3) \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{max}} + 3d_1)$
$P_3$	$N_1 \vee (N_2 \vee N_3) \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{max}} + 6d_1)$
$P_4$	$N_1 \vee (N_2 \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{max}} + 5d_1))$
$P_5$	$N_2 \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{max}} + 6d_1)$
$P_6$	$N_3 \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{max}} + 7d_1)$
$P_7$	$N_3$

## Leakage Template



- Code
- Behaviors
- Relations

## PLUMBER Framework



## Case Studies

Code $\mathcal{P}(A)$	Behavior and Relations
	Let $d_1 = \text{set}(x0 + x2) - \text{set}(x0 + x1)$ , $d_2 = \text{set}(x0 + x3) - \text{set}(x0 + x2)$ , $a_{\text{max}} = x0 + x1$ , $a_{\text{max}} = x0 + x3$ , $N_1 = (n_1 < 3 \wedge n_2 < 3) \vee (n_1 = 3 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 5)$ , $N_2 = (n_1 = 3 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 5)$ , $N_3 = (n_1 = 4 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 4)$ in
<code>ldr x8, [x0, x1]</code>	$\exists!$ $\mathcal{R}(A, b)$
<code>*n1 instructions</code>	$P_0$ $d_1 \neq d_2 \vee d_1 = 0 \vee  d_1  \geq \delta_{\text{max}} \vee$ $\sim \text{samePage}(a_{\text{max}}, a_{\text{max}}) \vee$
<code>ldr x8, [x0, x2]</code>	$\sim \text{samePage}(a_{\text{max}}, a_{\text{max}} + d_1)$
<code>*n2 instructions</code>	$P_1$ $(N_1 \vee N_2 \vee N_3) \wedge \sim \text{samePage}(a_{\text{max}}, a_{\text{max}} + 2d_1)$
<code>ldr x8, [x0, x3]</code>	$P_2$ $(N_1 \vee N_2 \vee N_3) \wedge \sim \text{samePage}(a_{\text{max}}, a_{\text{max}} + 3d_1)$
	$P_3$ $N_1 \vee (N_2 \vee N_3) \wedge \sim \text{samePage}(a_{\text{max}}, a_{\text{max}} + 6d_1)$
	$P_4$ $N_1 \vee (N_2 \wedge \sim \text{samePage}(a_{\text{max}}, a_{\text{max}} + 5d_1))$
	$P_5$ $N_2 \wedge \sim \text{samePage}(a_{\text{max}}, a_{\text{max}} + 6d_1)$
	$P_6$ $N_3 \wedge \sim \text{samePage}(a_{\text{max}}, a_{\text{max}} + 7d_1)$
	$P_7$ $N_3$

## Matching Binaries




1. Static
2. Dynamic

## Leakage Template



- Code
- Behaviors
- Relations

## PLUMBER Framework



## Case Studies

Code $\mathcal{P}(A)$	Behavior and Relations
	Let $d_1 = \text{set}(x_0 + x_2) - \text{set}(x_0 + x_1)$ , $d_2 = \text{set}(x_0 + x_3) - \text{set}(x_0 + x_2)$ , $a_{\text{max}} = x_0 + x_1$ , $a_{\text{min}} = x_0 + x_3$ .
	$N_1 = (n_1 < 3 \wedge n_2 < 3) \vee (n_1 = 3 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 5)$ ,
	$N_2 = (n_1 = 3 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 5)$ ,
	$N_3 = (n_1 = 4 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 4)$ in
$\text{ldr } x8, [x0, x1]$	$\mathcal{R}(A, b)$
$\#n_1$ instructions	$P_1 \quad d_1 \neq d_2 \vee d_1 = 0 \vee  d_1  = \delta_{\text{max}} \vee$
$\text{ldr } x8, [x0, x2]$	$\sim \text{samePage}(a_{\text{min}}, a_{\text{max}}) \vee$
$\#n_2$ instructions	$\sim \text{samePage}(a_{\text{min}}, a_{\text{min}} + d_1)$
$\text{ldr } x8, [x0, x3]$	$P_2 \quad (N_1 \vee N_2 \vee N_3) \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{max}} + 2d_1)$
	$P_3 \quad (N_1 \vee N_2 \vee N_3) \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{max}} + 3d_1)$
	$P_4 \quad N_1 \vee (N_2 \vee N_3) \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{min}} + 6d_1)$
	$P_5 \quad N_1 \vee (N_2 \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{min}} + 2d_1))$
	$P_6 \quad N_1 \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{max}} + 6d_1)$
	$P_7 \quad N_1 \wedge \sim \text{samePage}(a_{\text{min}}, a_{\text{max}} + 7d_1)$
	$P_8 \quad N_1$

## Matching Binaries




1. Static
2. Dynamic

## Code

 [github.com/scy-phy/plumber](https://github.com/scy-phy/plumber)

## Till Schlüter

 [till.schluter@cispa.de](mailto:till.schluter@cispa.de)

 [tschluter.com](https://tschluter.com)



(List of all resources related to this paper)







## Generative Testcase Specification (GTS)

### Directives

Directive	Description
M	Memory Access
A	Arithmetic/Logic Instruction
N	NOP
B	Branch
...	...

### Operators

Operator	Description
$[.]n$	Power
$\#n$	Wildcard
$\langle \cdot \rangle \$$	Cache line (set) mutation
$P(\cdot)$	Precondition
...	...



## Generative Testcase Specification (GTS)

### Directives

Directive	Description
M	Memory Access
A	Arithmetic/Logic Instruction
N	NOP
B	Branch
...	...

### Operators

Operator	Description
$[\cdot]n$	Power
$\#n$	Wildcard
$\langle \cdot \rangle \$$	Cache line (set) mutation
$P(\cdot)$	Precondition
...	...

### Example: Cache-Timing Side Channel

$$P(M_{t_1, s_1})$$

Precondition: Prime cache  
with a cache line in set  $s_1$

$$\langle M_{t_1} \rangle \$$$

Generate one test case for each possible  
set index, keep the tag index constant

## Classifier

- Classifies test cases based on the observed behavior
- For each behavior: produce a *bit table*
  - Bit table: List of all test cases that trigger a certain behavior

Bit Table

Behavior ○		
Test Case #	x1	x2
1	00	01
2	00	10
...	...	...

## Classifier

- Classifies test cases based on the observed behavior
- For each behavior: produce a *bit table*
  - Bit table: List of all test cases that trigger a certain behavior

Bit Table

Behavior ○		
Test Case #	x1	x2
1	00	01
2	00	10
...	...	...

## Analyzer

- For each bit table (= behavior): Identify common features
- ⇒ Extracts relations that trigger a certain behavior

## Prefetching on ARM Cortex-A53

- Loads cache lines in advance that are likely to be needed soon

Code  $\mathcal{P}(A)$ 

Behavior and Relations

```
ldr x8, [x0, x1]
#n1 instructions
ldr x8, [x0, x2]
#n2 instructions
ldr x8, [x0, x3]
```

Let  $d_1 = \text{set}(x0 + x2) - \text{set}(x0 + x1)$ ,  
 $d_2 = \text{set}(x0 + x3) - \text{set}(x0 + x2)$ ,  
 $a_{\min} = x0 + x1$ ,  $a_{\max} = x0 + x3$ ,  
 $N_3 := (n_1 < 3 \wedge n_2 < 3) \vee (n_1 = 5 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 5)$ ,  
 $N_4 := (n_1 = 3 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 3)$ ,  
 $N_7 := (n_1 = 4 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 4)$  in

$\mathcal{B}$	$\mathcal{R}(A, b)$
$P_0$	$d_1 \neq d_2 \vee d_1 = 0 \vee  d_1  > \delta_{\max} \vee$ $\neg \text{samePage}(a_{\min}, a_{\max}) \vee$ $\neg \text{samePage}(a_{\max}, a_{\max} + d_1)$
$P_1$	$(N_3 \vee N_4 \vee N_7) \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 2d_1)$
$P_2$	$(N_3 \vee N_4 \vee N_7) \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 3d_1)$
$P_3$	$N_3 \vee ((N_4 \vee N_7) \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 4d_1))$
$P_4$	$N_4 \vee (N_7 \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 5d_1))$
$P_5$	$N_7 \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 6d_1)$
$P_6$	$N_7 \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 7d_1)$
$P_7$	$N_7$

Figure: Leakage Template: Prefetching.

$P_l$  means prefetching  $l$  lines.

## Prefetching on ARM Cortex-A53

- Loads cache lines in advance that are likely to be needed soon

## Steps to Create the Leakage Template

1. Number of sequential loads
2. Intermediate instructions
3. Respecting page boundary
4. Multiple prefetching sequences
5. Cache hits

### Code $\mathcal{P}(A)$ Behavior and Relations

Code $\mathcal{P}(A)$	Behavior and Relations
	Let $d_1 = \text{set}(x0 + x2) - \text{set}(x0 + x1)$ , $d_2 = \text{set}(x0 + x3) - \text{set}(x0 + x2)$ , $a_{\min} = x0 + x1$ , $a_{\max} = x0 + x3$ , $N_3 := (n_1 < 3 \wedge n_2 < 3) \vee (n_1 = 5 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 5)$ , $N_4 := (n_1 = 3 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 3)$ , $N_7 := (n_1 = 4 \wedge n_2 = 0) \vee (n_1 = 0 \wedge n_2 = 4)$ in
<code>ldr x8, [x0, x1]</code>	$\mathcal{B}$   $\mathcal{R}(A, b)$
<code>#n<sub>1</sub> instructions</code>	$P_0$   $d_1 \neq d_2 \vee d_1 = 0 \vee  d_1  > \delta_{\max} \vee$ $\neg \text{samePage}(a_{\min}, a_{\max}) \vee$ $\neg \text{samePage}(a_{\max}, a_{\max} + d_1)$
<code>ldr x8, [x0, x2]</code>	$P_1$   $(N_3 \vee N_4 \vee N_7) \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 2d_1)$
<code>#n<sub>2</sub> instructions</code>	$P_2$   $(N_3 \vee N_4 \vee N_7) \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 3d_1)$
<code>ldr x8, [x0, x3]</code>	$P_3$   $N_3 \vee ((N_4 \vee N_7) \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 4d_1))$
	$P_4$   $N_4 \vee (N_7 \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 5d_1))$
	$P_5$   $N_7 \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 6d_1)$
	$P_6$   $N_7 \wedge \neg \text{samePage}(a_{\max}, a_{\max} + 7d_1)$
	$P_7$   $N_7$

Figure: Leakage Template: Prefetching.

$P_l$  means prefetching  $l$  lines.



# Re-Identifying a Prefetching-Based Vulnerability in OpenSSL

**Vulnerability (*Shin et al.*<sup>2</sup> CCS'18):**

Prefetching-based attack on Elliptic Curve Diffie-Hellman (ECDH) in OpenSSL 1.1.0g

<sup>2</sup>Shin et al., "Unveiling Hardware-Based Data Prefetcher, a Hidden Source of Information Leakage".

# Re-Identifying a Prefetching-Based Vulnerability in OpenSSL

## Vulnerability (*Shin et al.*<sup>2</sup> CCS'18):

Prefetching-based attack on Elliptic Curve Diffie-Hellman (ECDH) in OpenSSL 1.1.0g

### 1. Static Analysis

- Search for the code template from the prefetching Leakage Template
- ⇒ Identified 429 matching sequences across 18 OpenSSL modules (including the target code section)

<sup>2</sup>Shin et al., "Unveiling Hardware-Based Data Prefetcher, a Hidden Source of Information Leakage".



# Re-Identifying a Prefetching-Based Vulnerability in OpenSSL

## Vulnerability (*Shin et al.*<sup>2</sup> CCS'18):

Prefetching-based attack on Elliptic Curve Diffie-Hellman (ECDH) in OpenSSL 1.1.0g

### 1. Static Analysis

- Search for the code template from the prefetching Leakage Template
- ⇒ Identified 429 matching sequences across 18 OpenSSL modules (including the target code section)

### 2. Dynamic Analysis

- Run code with different inputs
- Evaluate register contents against relations
- ⇒ Different inputs satisfy relations for different behaviors

<sup>2</sup>Shin et al., “Unveiling Hardware-Based Data Prefetcher, a Hidden Source of Information Leakage”.

# Re-Identifying a Prefetching-Based Vulnerability in OpenSSL

## Vulnerability (*Shin et al.*<sup>2</sup> CCS'18):

Prefetching-based attack on Elliptic Curve Diffie-Hellman (ECDH) in OpenSSL 1.1.0g

### 1. Static Analysis

- Search for the code template from the prefetching Leakage Template
- ⇒ Identified 429 matching sequences across 18 OpenSSL modules (including the target code section)

### 2. Dynamic Analysis

- Run code with different inputs
- Evaluate register contents against relations
- ⇒ Different inputs satisfy relations for different behaviors

**Conclusion:** Different classes of inputs are distinguishable based on prefetching behavior.

<sup>2</sup>Shin et al., “Unveiling Hardware-Based Data Prefetcher, a Hidden Source of Information Leakage”.



## References

- [1] Hamed Nemati et al. “Validation of Abstract Side-Channel Models for Computer Architectures”. In: *International Conference on Computer-Aided Verification (CAV)*. 2020. doi: 10.1007/978-3-030-53288-8\_12.
- [2] Youngjoo Shin et al. “Unveiling Hardware-Based Data Prefetcher, a Hidden Source of Information Leakage”. In: *Proceedings of the 2018 ACM SIGSAC Conference on Computer and Communications Security (CCS '18)*. 2018. doi: 10.1145/3243734.3243736.

This presentation contains icons from (or derived from) the Fluent UI system icons collection, © Microsoft Corporation, MIT License.