

PreFence: A Fine-Grained and Scheduling-Aware Defense Against Prefetching-Based Attacks

Till Schlüter, Nils Ole Tippenhauer

IEEE European Symposium on Security and Privacy (EuroS&P) 2025



Motivation

Design Considerations

PreFence

Conclusion O





Hardware Prefetching


Till Schlüter, Nils Ole Tippenhauer | PreFence: A Fine-Grained and Scheduling-Aware Defense Against Prefetching-Based Attacks | IEEE EuroS&P 2025 | 2/16

Design Considerations

PreFence 00000 Conclusion O



Example: Stride Prefetching




Design Considerations

PreFence 00000 Conclusion O



Example: Prefetch Attack



Process Isolation

Design Consideration

PreFence 00000 Conclusion O



Defenses So Far




Design Considerations

PreFence 00000 Conclusion



Disabling Prefetching Is Expensive





Design Considerations


PreFence

Conclusion O



Design Goals

Can we find a defense that...



Design Considerations

PreFence

Conclusion o



Prefetching-Based Side-Channel Attacks in Prior Work

We consider 13 attacks from 7 papers:

#	Attack	Prefetcher
1	Shin et al. [6]	Intel IP stride
2	Augury [4] OOB	Apple DMP
3	Augury [4] SLH	Apple DMP
4	Augury [4] Addr.	Apple DMP
5	AfterImage [2] Var. 1	Intel IP stride
6	AfterImage [2] Var. 2	Intel IP stride
7	AfterImage [2] SGX	Intel IP stride
8	AfterImage [2] RSA	Intel IP stride
9	AfterImage [2] Sync	Intel IP stride
10	Xiao et al. [7]	Intel IP stride
11	FetchBench [5] AES	ARM SMS
12	PrefetchX [3]	Intel XPT
13	GoFetch [1]	Apple DMP

Design Considerations

PreFence

Conclusio o



Attack Systematization



Finding: Victim process trains the prefetcher

Design Idea

Design Considerations


PreFence

Conclusion O





Motivation Design Considerations PreFence Conclusion Co





Design Consideration

PreFence

Conclusion O



Evaluation Targets



Design Considerations

PreFence

Conclusion



Efficacy: Prevents Prior-Work Attacks




Figure 5. Latency of accessing the prefetch location after calling the vulnerable OpenSSL function with the PRUFEINCE countermeasure not applied (*prefetch_disable* flag cleared) and applied (flag set). Short access latency indicates unwanted leakage, which is prevented by activating our countermeasure.

countermeasure against prefetching-based side channels enabled. This experiment serves as a baseline and shows that the library function actually leaks information when called with certain inputs. In the second configuration, we set the *prefetch_distable* flag before calling the library function and clear it after returned in the library function, II PREFEXET, is effective, we expect no more prefetching leakage.

Results. We run both configurations in both evaluation environments and present the results in Figure 5. We repeat each configuration 1,000,000 times on the Intel CPU and 10,000,000 times on the ARM CPU. When the prefetch_disable flag is cleared on the Intel CPU, we observe a significantly lower latency when loading from the memory line in right after the loakup table (median: 96 units). This indicates that the prefetcher loaded this memory line into the cache (i.e., unwanted leakage). In speedup of 1.8%), which we attribute to the prefetcher interfering with non-ideal predictions when it is enabled. However, these measurements only reflect the performance of PREFEXCE in an artificial individual case. Thus, we conduct an in-depth refleciency evaluation based on more complex and realistic workloads in Sections 6.5 and 6.6.

6.4. Efficacy: Protecting MbedTLS

Next, we show that PREFENCE successfully prevents an end-to-end attack from prior work, namely the attack on MbedTLS AES from the FetchBench paper [42]. As this attack exploits ARM's Spatial Memory Streaming (SMS) prefetcher, we can only reproduce it on our ARMbased platform.

Vulnerability. The SMS prefetcher divides memory info fixed-size regions of 1 kills each. When a load instruction accesses multiple cache lines within the same region (e.g., in a loop), the prefetcher records this access pattern in its internal state. As the vulnerable AES-128 implementation issues key-dependent accesses to lookap tables (which span multiple such regions) during ercyption, key-dependent information is encoded into the prefetcher's state. An attacker can extract this state and a property aligned (aliasing) load instruction in their own code running on the same CPU core.

Experiment. We run two experiments: First, as a baseline, we run the end-to-end tatick on our patched kernel, but without making any PREFEXCX system calls in the victim code. This configuration is expected to show leakage. We record how many severt bits can be recomputed by the system of the sys

Implementation. We build upon the proof-of-concept code published by Schlüter et al. [41]. Due to the complex and preliable chronized between a stack and





Figure 6. Results of the reproduction of the attack from prior work on MbedTLS AES [42] with 200 repetitions per configuration. The histogram shows how many key bits the attacker is able to extract correctly. When PREFIXEL is not applied (green), all 64 key bits can be extracted in 35% of the cases. When PREFIXED is applied (grupp), the attack is mitigated and the attacker's success rate drops to the level of random guessing.



Execution Time Evaluation, Finally, we also measure the temporal overhead on the vulnerable library function caused by the lack of prefetching. To this end, we call the function 10,000,000 times with and without the prefetch_disable flag set and measure its execution time. We find that the median execution time increases by approx. 2,7% when prefetching is temporarily disabled (from 931 to 927 cycles).

6.5. Efficiency: Non-Critical Workloads (Scenarios 1 and 2)

We now investigate the efficiency of PREFENCE for complex kloads ing with performe




Figure 7. SPEC CPU 2017 benchmark results. Disabling the prefetcher permanently causes significant performance overhead in benchmarks 502 to 523. The performance overhead introduced by our patched kernel is negligible for non-security-critical workloads.


iterations, while the black error bars indicate the runtime of the other two iterations.

Comparing the two stock kernel configurations (orange and blue bars), we find that the prefetcher especially speeds up the benchmarks 502–523. At a maximum, the prefetcher improves performance by 43% (benchmark 505 on the Intel CPU) and 37% (benchmark 502 on the Rangherry Ph), respectively. In most other workloads, both Rangherry Ph), respectively. In most other workloads, both cone, we see a showdown by 55% caused by the prefetcher (557 on the Rangherry Ph). Nevertheless, we conclude that disabling the prefetcher permanently can lead to a significant performance drop on both tested systems.

When we compare the stock kernel and the patched kernel, both with prefetching enabled (blue and green bars), we observe only small differences in execution time. For most benchmarks, the absolute difference is around View the conclude that our decorden patch has neeligible



Efficiency: Negligible Overhead on Non-Critical Workloads



SPEC benchmarks perform similarly on stock kernel and patched kernel.


Performance difference around $\pm 1\%$ in most benchmarks.

Design Consideration

PreFence




Efficiency: Bounded Overhead on Critical Workloads




Conclusion





Till Schlüter

☐ till.schlueter@cispa.de tschlueter.com





PreFence: A Fine-Grained and Scheduling-Aware Defense Against Prefetching-Based Attacks Till Schlüter, Nils Ole Tippenhauer (CISPA)

Prefetcher Attacks

-

No Practical Defense So Far No effective and efficient defense has been presented

Prior work uncovered side-channel vulnerabilities in hardware data prefetchers that put user data at risk. However, corresponding defenses have not been studied systematically before.

so far. The most effective defense is to disable prefetching permanently which is impractical due to its high performance cost for all processes.

Attack Systematization Atasi Stuge S1. (Offline) preparation | S2. Recet 53. Prefetcher training



curity critical code

processes and cores

- Training in the victim context transferring secrets into the prefetcher's state
- Triggering in the victim or attacker context, transferring secrets into the cache state.
- Cache side channel extraction transferring secrets into architectural state

Preventing any of these stages prevents the entire class of perfetcher attacks

PreFence Is Effective

We show that PreEence is effective by successfully preventing attacks from prior work, for example the shared library attack by Shin et al. (CCS 2018).



per core to prevent training (1) Processes send system calls to announce when they execute se-We extend the schedules to let it manage the prefetcher activation state, preventing attacks across

PreFence Is Efficient

PreFence has negligible impact on non-critical code and performs better than permanent disabling for critical workloads



Efficiency: The performance of Prefence depends on how it is applied to the code of the workload. Permanent disabling (black line) is most extensive



16/16

References I



- [1] Boru Chen et al. "GoFetch: Breaking Constant-Time Cryptographic Implementations Using Data Memory-Dependent Prefetchers". In: USENIX Security. 2024. URL: https: //www.usenix.org/conference/usenixsecurity24/presentation/chen-boru.
- [2] Yun Chen, Lingfeng Pei, and Trevor E. Carlson. "AfterImage: Leaking Control Flow Data and Tracking Load Operations via the Hardware Prefetcher". In: ASPLOS. 2023. doi: 10.1145/3575693.3575719.
- [3] Yun Chen et al. "PREFETCHX: Cross-Core Cache-Agnostic Prefetcher-Based Side-Channel Attacks". In: HPCA. 2024. DOI: 10.1109/HPCA57654.2024.00037.
- [4] Jose Rodrigo Sanchez Vicarte et al. "Augury: Using Data Memory-Dependent Prefetchers to Leak Data at Rest". In: S&P. 2022. DOI: 10.1109/SP46214.2022.9833570.
- [5] Till Schlüter et al. "FetchBench: Systematic Identification and Characterization of Proprietary Prefetchers". In: CCS. 2023. DOI: 10.1145/3576915.3623124.

References II



- [6] Youngjoo Shin et al. "Unveiling Hardware-Based Data Prefetcher, a Hidden Source of Information Leakage". In: CCS. 2018. DOI: 10.1145/3243734.3243736.
- [7] Chong Xiao, Ming Tang, and Sylvain Guilley. "Exploiting the Microarchitectural Leakage of Prefetching Activities for Side-Channel Attacks". In: Journal of Systems Architecture 139 (June 2023). DOI: 10.1016/j.sysarc.2023.102877.

This presentation contains icons from (or derived from) the Fluent UI system icons collection, © Microsoft Corporation, MIT License.